Cirrus-logic CS5550 Manual de usuario Pagina 14

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 24
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 13
CS5550
14 DS630F1
pulse-low, the duration of the INT pulse will be at
least one DCLK cycle (DCLK = MCLK / K).
3.6 PCB Layout
The CS5550 should be placed entirely over an an-
alog ground plane with both the AGND and DGND
pins of the device connected to the analog plane.
Place the analog-digital plane split immediately ad-
jacent to the digital portion of the chip.
Vista de pagina 13
1 2 ... 9 10 11 12 13 14 15 16 17 18 19 ... 23 24

Comentarios a estos manuales

Sin comentarios